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Abstract. This paper summarizes the objectives and structure of a sem-
inar with the same title, held from April 3rd to April 8th 2005 at Schloss
Dagstuhl, Germany.
1 Introduction
Rapidly increasing chip densities and processor speeds have made energy dis-
sipation a leading concern in computer design. The problem raised by energy
consumption is especially severe for a whole class of computing devices which
has recently become almost ubiquitously available|mobile devices like note-
books, PDAs, or mobile phones. On the one hand, these are only equipped with
a very limited power supply, so any computation on such a device should be
especially careful about resource usage. Even worse, the battery technology for
these devices has not kept pace with advances in processor technology and the
growing complexity of software. On the other hand, cooling mechanisms become
more and more important. Recent trends suggest that processor power consump-
tion doubles every four years|and cooling costs rise exponentially with heat
increases [1]. The future processors will require energy management solutions
more cost eective than the cooling fans used today.
It has been the goal of the seminar to bring together researchers from the
main communities working on reducing power consumption, namely hardware,
operating systems, virtual-execution environments, compilers, and applications.
The main seminar result, given in Section 3, is a classication of the obstacles,
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and therefore research directions, with respect to power consumption seen for
dierent classes of devices, ranging from very low power devices, over handheld
devices, to servers and work stations. In a next step the seminar identied the
impact dierent levels of dealing with power concerns can have.
2 Approaches to Reduce Energy Consumption
Figure 1 gives an overview of the dierent levels that energy saving techniques
can be applied at and some of the techniques available. It is noteworthy that
leakage is rapidly becoming the dominant source of power consumption.
On the hardware level, decisions inuence how software will be able to aect
power dissipation. Similarly, decisions on the software level, that is operating
system, compiler, virtual-execution environment, or application level, inuence
the processor's workload. Developing an integrated approach remains an open
problem, although a number of research groups have started to explore it. How-
ever, currently most research is done in a vacuum, making assumptions about
the execution environment that do not take into account the eect of other
techniques.
Low-power computing is challenging rst of all due to the sheer explosion
of total hardware/software decisions [2]. The problem is further complicated
by decisions along any dimension having tradeos along other dimensions. One
tradeo is between power and performance. Another is that minimizing power
might introduce sharp power variations that impair chip reliability.
The third reason low power design is nontrivial is that no decision exists in
a vacuum. A compiler can emit code to slow down the processor during memory
stalls, but an operating system can override the compiler's decision by speed-
ing up the processor at the same time. Without synergy between the compiler
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Fig. 1. An overview of techniques to achieve energy savings at dierent levels.
The left hand part lists levels of hard- on software, the right hand part exemplary
techniques that are applicable at that level.
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and operating system, frequency thrashing can occur, resulting in power and
performance degradation. More generally, without synergy among decisions at
dierent levels of design, the eect of any power reduction technique will be
short lived.
For all of these reasons, the problem of developing an integrated approach to
power management remains unsolved, though researchers are addressing power
issues at every level of design.
3 Where does the Power go?
In a series of discussion sessions the seminar participants tried to identify where
power is consumed in devices. This resulted in a matrix (Figure 2) that ranks how
much dierent areas (Computation, Communication and I/O, Storage, Other)
of dierent classes of systems (Very Low Power, Systems on a Chip, General
Purpose Computing) contribute to the total system power consumption.
This matrix was then used to identify the impact that we expect dierent
levels to have, as well as techniques provided by and problems to be solved in
each of the levels. The levels considered are
{ Logic, Circuit, and Technology,
{ Architectures and Micro-Architectures,
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Fig. 2. Contribution of dierent areas to the power consumption of classes of
devices, ranging from very low power devices like sensors, over hand-held devices,
to work stations and servers. The areas are sorted according to their importance
from 1 (most important) to 3 (least important).
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{ Compilers, Virtual-Execution Environments, Operating Systems, and Mid-
dleware, and
{ Applications and Algorithms.
The following sections give an overview of the results identied in working groups
for the respective levels.
3.1 Logic, Circuit, and Technology
On the hardware level leakage power has been identied as the major problem.
In scaling for performance, the main goal is to reduce both supply voltage as well
as gate threshold voltage to reduce dynamic power, while keeping enough drive
current. Unfortunately, that creates an exponential rise in leakage power that
even can exceed dynamic power|that is, the energy used without the system
doing anything is higher than the energy used for the actual operation.
One solution would be to increase the gate threshold voltage, which results
in lower leakage power, but also shrinks the acceptable range of supply voltage.
To compensate for this, one would need ever thinner gate oxides|which results
in increased gate leakage.
So using current technologies, scaling as usual will not do the trick. At the
same time new device architectures are needed. However, since Moore's law still
seems to be valid, choices will have to be made rather quickly, identifying the
right technology to create cost eective yielding processes that will be usable in
giga-scale architectures.
The ITRS roadmap [3] requests that the increase in overall power consump-
tion should be almost zero in this decade, while dynamic power alone currently
increases 1.4 times per 3 years. If the leakage component is added to these
numbers, the increase becomes much steeper. Thus the power increase might
become a big stumbling block to Moores law. At the same time, frequency, sup-
ply voltage, and threshold-voltage selection heavily depend on the workload and
can thus require interaction with the system level. Hardware, however, severely
limits the degrees of freedom available, and beyond 65nm technology both leak-
ing as well as gate delay get out of hand, unless the size of devices is increased,
counteracting the idea of scaling. Clearly a fundamental change in CMOS device
architecture is needed to keep up the pace of Moore's law.
From the perspective of the logic, circuit, and technology level it is question-
able whether more parallelism is going to reduce the overall energy consump-
tion. While extra parallelism allows to reduce the supply voltage for the same
performance and in this way to reduce power/energy, it also introduces extra
transistors (more leakage) and extra and longer wires (more capacitive coupling,
noise issues). On top of these issues a lower supply voltage also stresses the vari-
ability issues. To be able to resolve these problems we need to better understand
the underlying physical phenomena. This will require more interaction between
the system/architecture, circuits, and technology communities.
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3.2 Architectures and Micro-Architectures
The common trend in (micro-) architecture design is to have numerous small,
potentially heterogeneous/special-purpose cores. These architectures are domi-
nated by communication across cores. In the general-purpose domain the main
problem is resource contention that requires intelligent coordination to be re-
solved. In the application-specic domain, architectures can be optimized with
respect to power consumption, e.g. by using a simplied voltage-gating approach.
In order to allow an energy-ecient usage of a given architecture, it should
expose any non-uniformity to allow its exploitation by the software system run-
ning on top. Other needs include support for high-bandwidth communication
between devices, more explicit support for concurrency, as well as mechanisms
to exploit locality. Additionally there is an urgent need to develop APIs and in-
struction set architectures that allow systems to express and control variability
in the architecture and application. This would require a holistic approach that
encompasses I/O, storage, and compute resources.
On the other hand, there are topics that can be better dealt with by other
layers. The level of logic, circuits, and technology should support an energy-
aware design and provide power-management knobs that support not only DVS,
threshold-power control, supply-power control, and leakage, but also new, yet
undiscovered approaches. The compiler, operating system, virtual-execution en-
vironment, and middleware layer should leverage the API provided by the ar-
chitecture. Finally, at the application layer one would need new programming
models to allow the overall system to eciently use the resources provided by
the architecture.
The main open issue on the architecture level is parallelism and how to
extract it eciently. This might require re-architecting the CPU, storage hier-
archies, and more. Increases in parallelism might also call for rethinking the
hardware support and hardware/software coordination regarding task schedul-
ing, placement, and migration.
3.3 Compilers, Virtual-Execution Environment, Operating Systems
and Middleware
The layer of compilers, virtual-execution environments, operating systems, and
middleware is especially well suited to predict and determine the current and fu-
ture behavior of programs and tasks by using just-in-time compilation to reshape
program behavior at run time. Components on this level can pass information
up and down to lower and higher levels, e.g. to disable memory banks in com-
putation intensive areas of an application.
In general, these components could process implicit and explicit application-
level constraints, e.g. related to security, reliability, and real time. However, this
is a mechanism that is mostly unsupported by current programming models. To
allow systems and programmers to benet from constraint processing we would
need new power-aware programming models.
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As a rule of thumb one can say that the higher the overhead of an opti-
mization or analysis, the coarser granularity is needed to make it work, that is
to justify the need to enable it. This leads to the question which optimizations
are most protable for the reduction of energy consumption. The working group
identied hibernation of resources to reduce leakage, DVS of whole processors
and individual cores, and quality of result tradeos, where the last one would
require semantic models to allow the quantication of tradeos. The most prof-
itable optimizations and analyses to enable decisions on how to adjust system
parameters are parallelization, phase detection (e.g. ag change in communica-
tion requirements), and pattern detection (e.g. producer/consumer). Especially
the detection of phases and patterns would allow to adjust the overall system
parameters according to the current system role.
The challenge in the area of compilers, virtual-execution environments, oper-
ating systems, and middleware is to dene and enable interactions across dier-
ent layers. By systematically designing all layers of complete systems, each layer
can be designed such that it can make assumptions on the behavior of other
layers and will be able to inuence the overall system behavior. The ultimate
goal is to develop a whole-system solution that can deal with the variability of
the resource requirements and execution constraints of the application as well
as of the features and resources of the target system.
3.4 Applications and Algorithms
Generally speaking the optimization potential increases with the abstraction
level, making it advantageous to optimize at the system and algorithmic level.
There are two possible approaches to enable those optimizations|either by ac-
quiring application knowledge or by developing domain-specic systems and
algorithmic-evaluation frameworks.
Evaluation frameworks need to support scenarios that reect the huge sys-
tem space in a representative way to reduce the time needed for simulation of
the system behavior. The main property required in these frameworks is that
they oer domain-specic architectural templates that include and model all
system components to allow substantiated simulation results. In addition, each
system component needs to be equipped with a power model that is as accurate
as possible. Currently these models are often hard to obtain from industry or
even unavailable, e.g. for some analogue components whose behavior is hard to
describe.
Having these general evaluation frameworks available would allow to identify
the critical consumers in a system design. These would then be targeted to reduce
their power consumption. To support this process, metrics for the tradeo are
needed. For example in multimedia applications a technique to measure or judge
the picture quality per consumed Watt would be needed.
In the area of applications and algorithms this working group identied two
major challenges. To enable evaluation frameworks we will need domain-specic
power-optimization technologies that cover the system and implementation lev-
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els. In addition we need an interdisciplinary engineering approach to co-design
the hardware, software, and applications of power-aware computing systems.
4 The Seminar
The program of the seminar featured presentations of about 35 participating
researchers from academia and industry. They were chosen to represent major
areas in targeting the energy consumption of a computing system|Applications,
Compilers, Virtual-execution Environments, Operating Systems, and Hardware.
In order to identify problem areas and future research areas, discussion groups
were formed that resulted in four working groups whose results are presented
in this report. In addition, abstracts of the presentations as well as work-in-
progress papers are published in these proceedings. Some of the work presented
at the seminar will be published in a special issue of the International Journal
of Embedded Systems on power, energy, and thermal topics.
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